I. INTRODUCTION
DVANCEMENTS in scaling with reduced threshold and supply voltages lead to increased leakages in MOS transistors. Many studies presented that leakage power consumption is up to 40% of total power consumption in nanometer technology [1] . Hence, reducing leakage power is of top concern in present day scenario. Number of techniques have been proposed previously to minimize leakage power by varying threshold voltage and adding sleep transistors [2] [3] [4] [5] . Although above techniques are popular, they need extra process steps during fabrication. One of the popular approaches called Input Vector Control (IVC)is presented in this paper which is independent of process technology parameters [6] . Leakage current depends on input vector [7] [8] due to stacking effect of transistors in the circuit. CMOS gate's sub threshold and gate oxide leakage currents vary with the input applied [9] . So, it is necessary to find input vectors which can optimize leakage. Forcing the circuit to low leakage state to reduce leakage power is the basic concept in IVC [10] . Minimum leakage vector is the low leakage state determined among different test inputs applied to circuit [11] . Furthermore, IVC does not require any circuit modifications and depends on transistor stacking effect. Fig1. shows design flow of IVC approach in sleep mode. Leakage power calculations for all input combinations of a test circuit are to be measured to form a Look Up MLV is identified. This MLV is to be forced to a test circuit in a sleep mode to consume minimum power when it is in idle state.
Fig. 1. Design Procedure in IVC Approach
Many researchers have found that optimization algorithms are best in solving many complex problems in various fields of science and engineering. Researchers have used different algorithms like genetic algorithm, integer linear programming for power reduction in the area of VLSI. Genetic algorithm is used by many authors to determine the minimum leakage vector as best solution [12] [13] . In the previous work of authors [11] genetic algorithm is used but implemented in Verilog HDL and comparison is performed with [14] . In this paper an attempt is made to implement Particle Swarm Optimization algorithm in the field of low power VLSI to search for MLV as an optimum solution. To the best of the author's knowledge, PSO algorithm is used for the first time in IVC approach to find MLV for leakage power reduction. The paper is organized as follows. Section II gives concepts of Genetic algorithm and section III presents brief description of Particle Swarm Optimization algorithm. Section IV deals with results and analysis of test circuits. Finally, section V concludes the paper. 
II. GENETIC ALGORITHM
Genetic algorithm is a subclass of evolutionary algorithms inspired by the biological process of genetics. Initial population is generated and represented as a set of chromosomes. Fitness of each chromosome is to be evaluated and two best values are to be stored as parents. Off springs are generated from parent1 and parent2 through different process steps like cross over and mutation. Best fitness off springs will survive to form next generations. Process will iterate through number of generations until the algorithm converges. The pseudo code for genetic algorithm is given below.
Genetic algorithm_mlv() { Population_size = n; Chromosome length = Number of primary inputs Generation = 1; Initialize a population of chromosomes do { Evaluate fitness of each chromosome in the population Select parent chromosomes Generate off springs using cross over and mutation } While(generation ++ < No. of generations) } Though genetic algorithm is popularly used optimization algorithm in many areas, it has a problem of premature convergence to a local value before reaching to global solution. Along with this, genetic algorithm consumes more computational time to generate optimum solution compared to other algorithms. Hence, particle swarm optimization algorithm is implemented in this paper to overcome the limitations of genetic algorithm.
III. PARTICLE SWARM OPTIMIZATION ALGORITHM
Classical approaches like exhaustive search methods can't provide a suitable solution for large search spaces. Optimization algorithms can give solutions even if search space is more. Over the past few decades algorithms have been developed based on natural phenomena. PSO is one of such algorithms inspired by social behavior of bird flocking or fish schooling [15] . PSO is a population based stochastic optimization algorithm proposed by J.Kennedy and R.Eberhart in 1995 [16] . Overview of optimization procedure in PSO Algorithm is presented in Fig.2 .Inputs to the algorithm are specifications and initial values of various parameters. Algorithm uses number of agents in the form of particles which constitutes a swarm. This swarm of particles moves around the search space to give the best solution. Each particle keeps track of its own best solution achieved so far called personal best (pbest) and best solution by neighborhood particles which is called as global best (gbest) [17] . The basic concept in PSO algorithm is moving a particle from pbest to gbest position using position and velocity updation as shown in Fig.3 . A particle moves towards a best solution called gbest in a search space by updating its velocity and position by following equations [18] V k+1 = WV k + C 1 r 1 (p best − X k ) + C 2 r 2 (g best − X k ) (1) (2) where Vk+1 is the velocity of the particle at (k+1) th iteration, Xk is the current position of the particle, Xk+1 is the position of the particle at (k+1) th iteration after updating from current position. r1 and r2 are the random numbers between 0 and 1, C1 and C2 are accelerating factors. W is inertia weight. To have better performance and fast convergence, parameter values of the algorithm are taken as C1=C2=2, W=1. Objective of the fitness function is to find the minimum value of the required parameter. Equation (1)&(2) shows position and velocity updates at (k+1) th iteration with the initial position values generated in the predetermined search space. Initial position vector is the initial pbest value. Pbest at iteration (k+1) is updated using the below equations.
gbest value is updated from minimum of all pbest values as follows Table I are measured using H-spice tool and are used in calculating overall leakage power of test circuits. Among the four possible test inputs "00" offers least leakage power and "11" offers highest leakage power. So,"00" is known to be MLV which can offer minimum leakage. Both the algorithms are applied to 4input, 6input, 8input, 10input NAND gate based test circuits and one benchmark circuit C17. Fig. 5 to Fig. 9 are the combinational test circuits examined for the effectiveness of algorithm. Fig.10 and Fig.11 presents simulation results of PSO algorithm using Xilinx for a test case of 10 input circuit. From the simulation results in Fig. 10 , it can be observed that "pop" is a swarm size and is taken as 8. "gbest" is the final optimum solution and is found as "0000000000". This is the minimum leakage vector for 10 input circuit which can give minimum leakage power. As given in Table I minimum leakage combination for NAND gate is "00". Hence, 10 input test circuit consisting of NAND gates should give minimum leakage for all inputs at '0'state.This is proved with the algorithm, as it has given same value as optimum solution. Number of iterations algorithm takes to converge is "62" for the 10 input circuit as shown in Fig. 11 .Simulation results of a C17 benchmark circuit are presented in Fig. 12 and Fig.13 for a swarm size of 10. From simulation results it can be observed that algorithm takes one iteration only to converge to optimal value called gbest i.e. "10100". All test circuits are checked using CADENCE Spectre in exhaustive approach also. Table II shows the results of PSO algorithm for two different swarm sizes of 8 and 50. From the results it can be observed that algorithm converges quickly to the optimal solution with increasing global search space.
Proper choice of parameters is made to avoid the algorithm to be trapped into local minima. Fig.14 illustrates PSO algorithm applied to various test circuits for different swarm sizes. The proposed heuristic algorithm has given same solution as that of exhaustive approach. Table III and Fig.15 presents comparison of genetic and PSO algorithms in terms of number of iterations. Simulation has been carried out for swarm size of 8. Results explore that PSO algorithm takes less time to converge to optimal solution compared to genetic algorithm. Table IV presents minimum leakage vector for each test circuit. Column 3 shows total leakage current of the circuit. Leakage power of test circuit is calculated by adding sum of leakage power of individual gates [19] . Best solution from the algorithm is the input vector which can give minimum leakage. As mentioned above, test circuit can be forced to this input vector in sleep mode to reduce static power [7] [10] [20] . Fig.16 presents a graph showing comparison of GA and PSO algorithms for a test case called 10 input NAND based circuit for a swarm size of 8. From the graph it can be observed that PSO algorithm converges at 62 nd iteration and can give optimal solution, whereas genetic algorithm is still iterating through search space to find best solution.
V. CONCLUSION
This paper implemented a heuristic approach called Particle Swarm Optimization algorithm to find minimum leakage vector as optimal solution. Algorithm is validated on a set of combinational test circuits. An attempt is made to implement PSO and Genetic algorithms using Verilog HDL and successful to have MLV as optimal solution. From the simulation results it is concluded that PSO algorithm converges to best solution with runtime savings compared to Genetic algorithm. The PSO technique proved its effectiveness in finding minimum leakage vector. Finally, the results obtained by PSO algorithm in most cases gives superior results and in all cases are comparable with GA. The proposed algorithm can be extended to examine sequential circuits in future.
